Modeling and Analysis of Distributed Reconfigurable Hardware∗

نویسندگان

  • Christian Haubelt
  • Jürgen Teich
چکیده

The ability to migrate hardware processes in a network of hardware reconfigurable nodes improves the fault tolerance of these networks. The degree of fault tolerance is inherent to such networked systems and can be optimized during design time. Therefore, an efficient way of calculating the degree of fault tolerance is needed. This paper presents an approach based on satisfiability testing which regards the question: How many resources may fail in a distributed reconfigurable system without losing any functionality?

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On Feasibility of Adaptive Level Hardware Evolution for Emergent Fault Tolerant Communication

A permanent physical fault in communication lines usually leads to a failure. The feasibility of evolution of a self organized communication is studied in this paper to defeat this problem. In this case a communication protocol may emerge between blocks and also can adapt itself to environmental changes like physical faults and defects. In spite of faults, blocks may continue to function since ...

متن کامل

Multi-level Modeling and Simulation of Cognitive Radio Equipments

In this paper we propose a co-design methodology, based on a UML and Model Driven Architecture approach, in order to design embedded reconfigurable systems. We particularly focus on the design of software radio and cognitive radio equipments. A potential hardware target is System on Programmable Chip (SoPC), like FPGA components, taking into account the specific capability of partial reconfigur...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Searching RC5 Keyspaces with Distributed Reconfigurable Hardware

Topic Area: Software. Implementation details and performance measurements for a brute-force RC5 keycrack application executing on a cluster containing commodity reconfigurable hardware are presented. The purpose of the application is to gauge the maximum real-world speedups attainable on a metacomputer that forms the underlying execution platform. The operation of the metacomputer and its assoc...

متن کامل

Basic OS Support for Distributed Reconfigurable Hardware

While recent research is mainly focused on the OS support for a single reconfigurable node, this paper presents a general approach to manage distributed reconfigurable hardware. The most outstanding properties of these systems are the ability of reconfiguration, hardware task migration, and fault tolerance. This paper presents first ideas of an operating system (OS) for such architectures. Furt...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004